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ABSTRACT
A theoretical and experimental study of the relationship between noise
and bias in the metal-oxide-semiconductor field effect transistor (MOSFET) was
performed in order to facilitate the design of circuits optimized for low noise and
low power. The immediate motivation for this research was the on-going
development of a clinically applicable intra-cortical neural activity sensor that is
free to move with the brain and that is not tethered to the skull by any wires.
Because neural information sensors must be small, low mass, untethered, and
able to relay many channels of signal information, they require electronics
optimized for minimum power consumption and acceptably low noise levels.
Since the literature concerning noise in electronic devices and circuits did not
clearly indicate the relationship between noise and power consumption, a study
of noise in MOS transistors was carried out in order to develop a low noise, low
power circuit design strategy. The study focused on MOS field-effect transistors
because they permit the construction of amplifiers with the high impedance, low
leakage inputs that are necessary for recording from the high impedance
microelectrodes that will be used to detect single-unit neural activity.
While the noise of the MOSFET has been described separately for the
conventional high-current "strong inversion" mode, and (less extensively) in the
more recently explored low-current "weak inversion" region, it was not clear
which would ultimately yield better signal-to-noise performance, and at what cost
in terms of power consumption. Thus a model of the white noise component in
these operating regions was derived from the perspective of velocity fluctuation
of charge carriers in the transistor channel. The resulting model showed that the
white noise spectral intensity of the drain current was directly proportional to the
number of carriers in the channel, which could be related to drain current and
transconductance. In fact, the drain current spectral intensity was shown to be
directly proportional to transconductance in both weak and strong inversion, with
a constant of proportionality that was similar in magnitude in the two cases. The
gate-referred voltage spectral intensity, obtained by dividing the drain current
spectral intensity by the square of the transconductance, was thus inversely
proportional to the transconductance.
Our investigation of the transistor operating characteristics revealed that
the ratio of transconductance to drain current was maximum in weak inversion,
where it was constant, and decreased as the level of inversion increased.
Hence, for a set amount of drain current, the minimum gate-referred white noise
was obtained when the transistor was operated in weak inversion. Similarly, for
an acceptable level of gate-referred noise, the bias current needed to achieve
this was minimized by weak inversion operation. Weak inversion operation was
achieved for a particular drain current by making the width/length ratio of the
transistor sufficiently large, since the saturation drain current at which the
transition from weak to strong inversion took place was proportional to the
width/length ratio of the transistor (for a particular fabrication process).
Because the low frequency "1/f' component of MOSFET noise was not
well understood in either weak or strong inversion, and appears to be highly
dependent on the specifics of device fabrication, a computer-interfaced noise
measurement system capable of measuring the minute fluctuations in drain
current of the transistor at low bias levels was constructed to empirically quantify
this form of noise. A theoretical derivation of 1/f noise in MOSFETs based on
carrier trapping at the semiconductor-oxide interface was presented which
suggested that the gate-referred voltage spectral intensity was inversely
proportional to the gate area and oxide capacitance of the transistor. Noise
measurements of transistors fabricated on a commercial 2 micron "low noise
analog CMOS" process supported this theory for strong inversion operation, but
the noise increased at low bias levels. In the context of the model presented,
this could be explained by a higher "effective trap density" at lower energy levels.
The noise measurements were also used to verify the predictions of the velocity-
fluctuation white noise model. Finally, a design strategy for optimizing low noise,
low power electronics was developed from the results of this research.
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Chapter 1
Introduction
Increasingly, as portable electronics, medical implants, and other
applications necessitate decreased power consumption, the circuit designer is
faced with the challenge of maintaining acceptably low noise levels. As a result,
a clear understanding of the relationship between noise and power consumption
in electronic devices is becoming a vital tool for the modern circuit designer.
Unfortunately, the literature concerning noise in electronic devices and circuits
does not clearly indicate the relationship between noise and power consumption
in metal-oxide-semiconductor (MOS) integrated circuits. MOS circuits have
many valuable traits that make the technology appropriate for a wide variety of
digital and analog electronics applications. The technology is readily available
commercially, even for prototyping and small-scale production work, allows high
density of integration, and permits integrated fabrication of good-quality passive
components as well as transistors. The high input resistance of MOS field-effect
transistors (MOSFETs) makes them particularly suited to the transduction of
signals from high-impedance sources. This prompted a study of the current-
voltage relationships and noise characteristics of MOSFETs, including empirical
measurements of various transistors fabricated with a commercial "low noise
analog N-well CMOS" process. The purpose of the study was to develop a
method for optimizing the power consumption and noise performance trade-off
for circuit applications in which small signals are involved and the supply of
power is limited. The long-term goal of this study was the development of a
direct neuroelectric link for an improved control interface for functional electrical
stimulation, prosthetics, and assistive devices for the spinal cord injured.
A system that could chronically sense many independent channels of
neural information could provide an abundant source of motor control information
if placed in appropriate areas of the nervous system. The link could be made by
a neuroelectric interface consisting of an array of microelectrodes and amplifiers
that would detect individual cell activity for a large number of neurons [Edell '80;
Edell '86; Edell, McNeil, Clark, and Van; Clark; Agnew and McCreery; Hambrecht
and Reswick]. Since a clinical neural information sensor based on a
microelectrode array implanted in the human brain would likely be wireless (fixed
only to the brain) for mechanical stability, it would require its own amplifiers,
multiplexers, signal transmitter, and power supply. Because power supplies of
sufficiently small size and mass will be limited in their supply capabilities, the
implant's electronics must be of low power design. With limited power, it was
difficult to design circuits capable of detecting the small extracellular neural
potentials that are anticipated.
One possible approach to low power was to design subthreshold circuits,
in which MOSFETs are operated in weak inversion. While the noise of the
MOSFET has been described separately for the conventional high-current
"strong inversion" mode, and (less extensively) in the more recently explored low-
current "weak inversion" region, it was not clear which will ultimately yield better
signal-to-noise performance, and at what cost in terms of power consumption.
The noise in strong inversion operation was generally modeled by a white noise
component from the thermal noise of the resistive channel, and by a "l/f'
component that is not well understood but often attributed to charge traps at the
semiconductor-oxide interface [Van der Ziel '86; Buckingham; Das and Moore;
Christensson, Lundstrom, and Svensson; Christensson and Lundstrom; Berz;
Hsu; Sah]. The limited amount of literature concerning MOSFET noise
characteristics for weak inversion operation modeled the drain current noise by a
white noise component described as shot noise on the drain current, and a "l/f'
component that may depend on bias quite differently than in strong inversion
[Fellrath; Reimbold; Kornfeld; Duh and Van der Ziel; Van der Ziel '86;
Sarpeshkar, Delbrick, and Mead; Schutte and Rademeyer]. Unfortunately,
since the operating characteristics of the MOSFET are also considerably
different in weak and strong inversion operation, it was not clear how a transistor
should be biased in order to optimize the noise-power relationship for any given
application [Tsividis; Sze; Streetman; Deen and Yan; Godfrey; Gray and Meyer].
Additionally, most of the literature concerning MOSFET 1/f noise has focused on
the mechanisms that might be responsible for generating this type of noise, and
is of greater interest to the device physicist than the integrated circuit designer
because many of the models presented contain process-dependent parameters
which make them difficult to apply quantitatively [Das and Moore; Berz;
Buckingham; Christensson, Lundstrom, and Svensson; Christensson and
Lundstrom; Duh and Van der Ziel; Hsu; Kornfeld; Reimbold; Sah; Van der Ziel
'86]. From the designer's perspective, such models can provide some insight
into general directions to take, but in most cases they don't permit critical
optimization of analog circuitry. Since the designer generally cannot change the
process with which circuits are fabricated, and often does not even have
extensive information about it, the device-physics-based models were of little
practical use. What would be of greater value in the design of low-power, low-
noise electronics would be a clear understanding of the performance trade-offs
that can be made with the parameters that the designer can manipulate, and a
means to empirically quantify them for the devices available in a given process.
In MOS integrated circuits, the choices that are usually available to the designer
are physical, such as transistor type (n-channel or p-channel) and geometry
(size, width/length ratio), and operational (bias levels).
To determine the effects of these parameters, a noise measurement
system was constructed to bias transistors to desired operating conditions and
measure the spectral intensity of the drain current. By also measuring the
transconductance, the noise was referred to the gate as an equivalent input
voltage noise. Input-referred noise determines the smallest signals that can be
detected. For applications where high-speed electronics are not required (such
as the neural information sensor which prompted this study), subthreshold
transistor operation may be advantageous, so it was investigated. Since there
was not extensive literature regarding noise in subthreshold operation, the noise
measurement system was designed to bias transistors in the weak inversion
region (as well as in strong inversion) while measuring the small noise signals.
By characterizing transistors of various sizes and geometries under multiple bias
conditions, transistor and circuit design guidelines were developed in terms of
the parameters that a circuit designer can specify.
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Chapter 2
Theory of MOSFET Operation
A brief review of the characteristics of the MOSFET is presented to aid in
the development of low-noise, low-power circuit design guidelines by providing
the terminology and models of operation through which a discussion of noise
may be presented.
Gate
Body
Figure 1: The Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
In its most basic form, which is sufficient for most aspects of our discussion, the
MOSFET consists of an MOS capacitor, with plates formed by a conductive layer
(the "Metal") and the doped semiconductor substrate (the "Semiconductor")
separated by a thin dielectric layer (the "Oxide"). The MOS capacitor is bounded
in the substrate at two ends by regions of complementary doping to form the
MOSFET. This structure is depicted in Figure 1. The "metal" layer is referred to
as the gate electrode, and the two doped regions at the ends are called the
source and drain (since they are physically indistinguishable, the applied
electrical bias will distinguish the two according to convention). The
semiconductor under the gate is referred to as the substrate or body. All four
elements have electrical contacts of the same name.
The source and drain regions form back-to-back diodes in the substrate,
so current cannot normally flow between them. The MOSFET operates by the
creation of a layer of concentrated minority charge carriers in the region of the
substrate under the gate (called the channel), which allows current to flow
between the source and drain. The conductive layer of charge is capacitively
induced by biasing the gate electrode relative to the substrate such that it
attracts minority charge carriers to the channel surface. As the gate potential
first begins to change, majority charges in the substrate are driven away from the
channel surface, leaving ionized dopant atoms behind. Thus a depletion region
of fixed charge forms below the gate, and extends downward as the gate
potential is changed further. In equilibrium (when the source and drain are left at
the substrate potential or unconnected, so that there is no flow of current in
steady state), the concentration of minority carriers is an exponential function of
potential in the substrate. Thus at low gate bias levels, very few mobile charges
are present at the channel surface. But as the depletion layer grows, the gate
and depletion layer appear as two capacitors in series: one from the gate
electrode across the gate insulator to the channel surface, and the other from the
channel surface across the insulating depletion layer to the substrate. So the
channel surface potential begins to change in proportion to the gate potential
changes, and the minority carrier concentration at the channel surface (where
the potential difference relative to the substrate is greatest) begins to increase
exponentially. The charge on the gate electrode "plate" of the MOS capacitor is
therefore balanced in part by fixed charges in the depletion layer, which we will
refer to as depletion charge, and in part by a thin layer of mobile minority
carriers, called inversion charge. If the minority carrier concentration at the
channel surface is less than the surface concentration of majority carriers, the
MOS capacitor is said to be in depletion. When the concentration of minority
carriers at the surface exceeds that of majority carriers, we say that the MOS
capacitor is in inversion. The onset of inversion, when the total inversion charge
is small compared to the depletion charge, is called weak inversion. Weak
inversion is characterized by a linear relationship between gate potential and
surface potential due to the capacitive divider formed by the gate oxide and the
now well-developed depletion region. Since the inversion charge concentration
has an exponential dependence on the surface potential, it also has an
exponential dependence on the gate potential in weak inversion. As the
potential difference between the gate and substrate is increased further, the total
inversion charge increases rapidly, until it eventually exceeds the depletion
charge. As this happens, the surface potential ceases to increase linearly with
gate potential, because most of the charge added below the gate oxide is now
provided by minority carriers at the channel surface rather than by the increasing
depth of the depletion layer. Under this condition, the capacitive divider
paradigm no longer holds. Since the inversion charge is concentrated very close
to the channel surface, the addition of inversion charge causes very little change
in the surface potential. Thus for further increases in potential difference
between the gate electrode and the substrate, the surface potential remains
almost constant. This condition is called strong inversion, and from the above
discussion, is characterized by a linear relationship between changes in gate
potential and inversion charge concentration, set by the gate oxide capacitance.
The transition range of operation between weak and strong inversion is called
moderate inversion.
Changing the potential of the source and/or drain regions relative to the
substrate to make them more attractive to minority carriers in the channel will
cause the inversion charge to move out of the channel and into the source and
drain regions. If the source and drain are at different potentials, a current will
flow between them. Because the gate potential relative to the substrate
determines the amount of inversion charge in the channel, it also determines the
conductivity of the connection between the source and drain regions. Hence a
flow of current between the source and drain terminals may be modulated with
the gate potential. This property allows the MOSFET to provide signal
amplification.
Considering first the case that the source and drain potentials are
changed equally relative to the substrate potential, the flow of inversion charge
out of the channel may be prevented by changing the surface potential in the
channel by an equal amount (via the gate electrode) such that the source and
drain are no longer more attractive to minority charges than the channel surface.
Thus the source/drain potential has the ability to set the surface potential limits
for weak, moderate, and strong inversion by drawing inversion charge out of the
channel. Since only the mobile inversion charge can be moved out of the
channel by the source/drain potential, the influence that the source/drain
potential can have on the channel surface potential (when the gate potential is
held constant) depends on how much inversion charge there is relative to
depletion charge. In weak inversion, the inversion charge comprises such a
small fraction of the total stored charge that it has very little effect on the surface
potential. Thus while the inversion charge concentration may be dramatically
decreased by the change in source/drain potential, the surface potential will not
be significantly affected -- it will still be set primarily by the gate potential through
the capacitive divider discussed earlier. In strong inversion, the inversion charge
constitutes a significant portion of the total charge stored under the gate, and
removing it will change the surface potential dramatically. In fact, if strong
inversion is maintained (not enough inversion charge is removed to put the
device into weak inversion or depletion), the surface potential will change by the
same amount that the source/drain potential changes.
If a potential difference is created between the source and drain regions,
then there will be a net flow of current between them, as they compete to draw
inversion charges out of the channel. The nature of the current flow, and its
dependence on source, drain, and gate potentials, will depend on the state of
inversion of the channel at the source and drain boundaries. By convention, the
mode of operation of the MOSFET is described by the state of the most heavily
inverted end of the channel. This end of the channel is traditionally defined to be
the source since it is the "source" of mobile carriers flowing into the channel, and
the other end is called the drain because it is the place where the mobile carriers
"drain" out of the channel. If the source end of the channel (which we shall
assume to be the most heavily inverted end for the remainder of our discussion)
is in weak inversion, then the surface potential there will be essentially the same
as at the drain end of the channel, so there will not be any significant drift current
along the channel. However, the minority carrier concentrations at the two ends
may differ greatly, giving rise to diffusion current along the channel, which
characterizes weak inversion, or subthreshold operation of the MOSFET. On the
other hand, if the source end of the channel is in strong inversion, then the
surface potential there may be quite different from the surface potential at the
drain end, and the electric field along the channel will have a longitudinal
component causing drift current to flow. Drift dominates the channel current in
strong inversion, and diffusion current can be neglected to good approximation.
The level of inversion at the drain end of the channel determines how much
influence the drain potential has on the channel currents, in both weak and
strong inversion operation. For weak inversion operation, if the minority carrier
concentration at the drain end of the channel is negligible compared to the
concentration at the source end, then increasing the drain-source potential
difference will have negligible effect on the channel current (since diffusion
current is set by the difference in concentrations at the two ends). This condition
is referred to as saturation, since the potential at the drain no longer affects the
current that flows through it. As will be seen, the ratio of the concentrations is an
exponential function of drain-source potential, so saturation is achieved for small
potential differences in weak inversion. When the transistor is in strong
inversion, the channel current will be proportional to the drain voltage as long as
the drain end of the channel remains strongly inverted as well. This is the case
because there is a continuous layer of inversion charge connecting the source
and drain regions which behaves like a resistor. The range of drain voltages for
which this holds, called the linear region, extends from the source voltage to the
potential at which the drain end of the channel is depleted of minority carriers
(the pinch-off condition), and the drain potential therefore has diminishing affect
on the channel surface potential. At that point, the current through the drain is
almost independent of the drain potential, and the transistor is in saturation.
2.1 General Model of MOSFET Operation
A description of MOSFET operation has been presented in a particularly
clear and intuitive manner by Tsividis, which will be followed here [Tsividis 1-
164]. Since the fundamental principles of operation of the MOSFET are the
same whether current in the channel is carried by electrons or holes, only the
equations for the n-channel case (NMOS, where the substrate is doped p-type
with n-type source and drain regions, so that the induced channel is n-type), will
be presented here. The extension to the p-channel case is made simply by
reversing the polarities of all potentials and currents, and considering hole
concentrations in the channel rather than electron concentrations. Some basic
assumptions are made in Tsividis' development, but the resulting theory shows
good agreement with empirical data for most cases. It is assumed that the
substrate doping is uniform and light, and that the source and drain regions are
heavily doped. The assumption of a lightly doped substrate allows us to treat the
depletion layer as fixed in strong inversion, and minimizes the depletion layer
capacitance in weak inversion. The assumption of heavily doped source and
drain regions permits us to neglect any component of current flow due to channel
majority carriers. In addition, it is assumed that the channel is long and wide, so
that edge effects may be neglected, and that the horizontal component of the
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electric field under the gate is always much smaller than its vertical component
(the gradual channel approximation) [Tsividis 103-105].
Tsividis' general model is based on the assumption that the induced
channel charge is concentrated at the channel surface (under the gate oxide) in
an infinitesimally thin layer. It achieves its generality by accounting for the
channel current due to both drift and diffusion, so that it is able to describe drain
current continuously throughout weak, moderate, and strong inversion operation.
By considering the inversion charge concentration per unit area Q, and channel
surface potential i, (relative to the body, or bulk of the semiconductor) as
functions of position x from source to drain, equations for the drift and diffusion
components of drain current may be obtained [Tsividis 108-110]:
ID,drift = 4W(-Q') = L (Q;)dv,
dQ _ W Q;,dramn
ID,diffusion = L.tW Q I = - f ., dQ'
where
of = -co (VGB - VFB -W -YV7)
In these equations, 4 is the surface mobility of the mobile electrons in the
channel, W and L are the channel width and length, and O, is the thermal
voltage (equal to kT/q, where k is the Boltzmann constant, T is the absolute
temperature, and q is the magnitude of the electron charge). The channel
surface potential at the source (x = 0) and drain (x= L) ends of the channel are
,so and V,, and the inversion charge concentrations there are Q,sourc, and
Q,drain,. The flat-band voltage, VB , accounts for the constant offset in surface
potential due to the difference in the semiconductor and gate metal work
functions (their contact potential) and fixed charges in the oxide [Tsividis 39-41].
Gate oxide capacitance per unit area is denoted by Co,,, and VGB denotes the
gate-to-body potential. Finally, the body effect or substrate effect, which
describes how charges that are induced below the gate are divided between
depletion charge and inversion charge, is taken into account by the body effect
coefficient, y, which depends on the substrate doping concentration NA and
oxide capacitance as follows:
2qENa
C'Ox
where E, is the permittivity of the semiconductor [Tsividis 54]. As a result of the
body effect, if the source and drain potentials are raised by a given amount such
that inversion charge is moved out of the channel, the gate potential will have to
be increased by a greater amount in order to return the channel to the original
level of inversion. This is because the surface potential must be increased by
the same amount as the source and drain regions, but the gate potential has
only an indirect influence. As the surface potential is increased, the depletion
layer expands, requiring a portion of the total induced charge. But the additional
charge required on the gate electrode to balance the added depletion charge
means that the gate potential will have to be higher. Thus transistors with more
highly doped substrates and thicker oxides will exhibit a more pronounced body
effect, since the ratio of the capacitance of the depletion layer to that of the oxide
will be greater [Tsividis 86-88].
Performing the integrations in the drift and diffusion current equations and
summing the two contributions gives the total drain current [Tsividis 110-111],
1o = S -, (-j)d, + dQ
L so L _ _
drift diffusion
= px [(vGB -VFB XSL so )-V -w )-( sL3 /2 ( -,3/2)]
drift
+~cx [, (V j -so y V)- l1/2 _i V sO01/2)]
diffusion
The surface potentials at the source and drain ends of the channel are related to
the applied gate, source and drain potentials (VB, VsB, and VDB, relative to the
body) by:
V do = VGB - VFB -YV S~o +,
e( "'-2*F-Vs)/*'
,V sL = VGB - VFB •V ,L +Y ,e( w-2F-V r
in which pF, the Fermi potential, is the surface potential at which the surface
concentration of electrons and holes are equal (the transition between depletion
and weak inversion conditions) [Tsividis 47-50]. Except at very high or low
temperatures, the Fermi potential is a function of the doping concentration and
the intrinsic carrier concentration of the semiconductor, n,:
O = -4t In N
ni )
While the charge sheet model above has the advantage of being quite
general, accurately describing the MOSFET from weak inversion through strong
inversion, the equations must be solved numerically, rendering them unsuitable
for hand calculations and thus of limited value for first-order circuit design.
However, by separately considering the case that the drain current is dominated
by diffusion (weak inversion operation) and the case that the drain current is
dominated by drift (strong inversion operation), these equations may be reduced
to expressions which may be solved analytically, and which provide excellent
accuracy in their respective regions of operation.
2.2 Weak Inversion Approximation of MOSFET Operation
In weak inversion operation, we assume that the surface potential
depends only on the gate potential and is constant along the channel, so that
drift current may be neglected. Taking only the diffusion component of the
general drain current equation given above,
=W , QW
D,weak inversion L= [ t dQ = 0 .t.(Q ,source drain
The inversion charge concentrations are given by [Tsividis 137]:
QI,source - [V (V B)-20FY e-VSB
2 XVsa(VGB)
yCdr a te[V ,(VGB)-2,FYr, -VDB/4,
,drai sa (VGB )
in which the surface potential has been denoted by Vsa(VG) to indicate that it is
dependent only on the gate potential, as follows [Tsividis 137]:
sa(VGB)= -+ + VGB - V
Noting the similarity between the expressions for Qf,soure and Q,drain,, the drain
current equation may be re-written as [Tsividis 138]:
D,weak inversion source X - e
where VDs is the drain-to-source voltage. Since the surface potential only ranges
from approximately OF to 20F and the slope of i, versus VGB is almost constant
in weak inversion, a good approximation can be made for fixed Vs, by assuming
that i, varies linearly with VGB about the center of this region (1.5~F) [Tsividis
96-97,139]:
ID= LW I' e(Vs-vx)I(n*,)1(' e-VDSI/)
Here VGs is the gate-to-source voltage, and Ij and Vx are the drain current and
gate-to-source voltage in the middle of the weak inversion operating region,
when the surface potential is 1.50F. The slope of VGB versus Vs at this point is
called the ideality factor, n. These quantities are given by [Tsividis 139]:
S= VFB + 1.5 F +y 1.5J F + Vs
I, = C ',o2 e--0.50F1,2 1.5 , + Vs,
n= d VG  -1+ =1
dWS •,=1.5F 21.50 + VSB
Another, more intuitive description of the ideality factor is obtained by
considering how the gate voltage sets the surface potential by the "capacitive
divider" effect of the gate oxide and depletion layer [Tsividis 62-69]. Because
almost all of the charge deposited incrementally under the oxide layer in weak
inversion is in the form of depletion charge, the incremental capacitance
associated with the forming inversion layer may be neglected, and the ideality
factor is simply the inverse of the capacitive divider that the oxide and depletion
layer incremental capacitances (CQ, and C') form:
C' +c;.
C'o ICoX W,=1.5-,
The relationship between incremental changes in the gate-source potential and
the drain current is the gate transconductance, g,, which is the fundamental
transfer characteristic of the MOSFET. It is defined as the derivative of drain
current with respect to gate-source voltage, which for the case of weak inversion
operation is:
a Vs ,vHS, fixed
1 W Tve(S e-VDSI-e
n4, L
ID
This has the important properties of being independent of device geometry
(channel length and width), and increasing in direct proportion to drain current.
The significance of the ideality factor becomes evident in this expression, since
the maximum possible transconductance is achieved as n approaches its
theoretical minimum limit of unity. Saturation of the drain current occurs at small
drain-source voltages, requiring a potential difference of only a few o, for the
exponential term containing Vos to rapidly approach zero.
2.3 Strong Inversion Approximation of MOSFET Operation
In strong inversion operation, a substantial inversion charge layer exists in
the channel which allows the source and drain regions to strongly influence the
surface potential. If the source and drain potentials differ, their influence will
cause the surface potential to vary along the length of the channel, resulting in
drift flow of inversion charge. This drift current dominates the current due to
diffusion in the strong inversion case, so that the diffusion term in the general
drain current equation may be neglected. By using a Taylor series
approximation to eliminate the square root term in Q' (and hence the 3/2 power
in the current equation), a useful expression for the drain current may be
obtained [Tsividis 118-130]:
RC, [(VGs - VT)VDS - (1+6)VDS2]' VGs
DS 1+8
D W = CO, (VGs - VD) > VGS - VT
L 2(1+6) s 1+6
In this expression, VT is the extrapolated gate-source threshold voltage, which is
so named because it may be extrapolated from the curve of rJ versus VGs. It
depends on the source potential through the body effect according to:
T = VT +Y( B + VS- )
VT0 = VFB + B +Y
where OB is the equilibrium strong inversion surface potential,
0B = 20 +60,
and Vro is the threshold voltage when the source and body terminals are at the
same voltage. The term 5 accounts for the change in depletion layer thickness
along the length of the channel corresponding to the surface potential variation,
and various values have been suggested ranging from 6 = 0 to 8 = Y24,B + •Vs
[Tsividis 128-130]. For the case of transistors with lightly doped substrates and
thin gate oxides, and thus small y , it is often assumed that the depletion layer is
relatively constant along the channel, and a value of 8 =0 is chosen. Drain
current saturation occurs in strong inversion when the drain-source voltage is
slightly greater than the gate-source voltage minus the threshold voltage,
"pinching off' the inversion layer at the drain end of the channel. Thus the
farther into strong inversion the transistor is operated, the higher the drain-
source voltage will have to be in order to operate in saturation. It is convenient
to combine the linear and saturation region equations by defining the term a,
1 vDS VDS • vDS
=VD VD S
SO, VDs > Vs
where Vis denotes the drain-source pinch-off voltage,
S VGS - V,1+6
so that the drain current is described by the single expression:
W (VGS -VT)2
D L T c  2(1+68)
As in the weak inversion case, the gate transconductance is defined as the
derivative of drain current with respect to gate-source voltage:
W
g -= (V7 s ,L .
9m W
L RCox(VGs - VT) ,
VDS <VGS VT1+8V-V
VDS> - VT
1+6
Alternatively,
W
g. = -t Cox VDs (1 - ()
- 2 W g -a
L 1+6 \1+a
which is clearly dependent on the width/length ratio, and
square root of drain current.
2.4 Comparison of Weak and Strong Inversion
The Transconductance-to-Current Ratio
is proportional to the
Performance:
In order to compare weak and strong inversion performance of the
MOSFET, a useful parameter to consider is the transconductance-to-current
ratio, which gives us a measure of the signal amplification available for a given
expenditure of current (or power). In the weak inversion case, the ratio is
constant:
ID no,
whereas in strong inversion, it is inversely proportional to the square root of drain
current:
D L 1+8 1i+xJ ID)
(+1 VGS - v,
Since the transition from weak
transconductance-to-current ratio is
monotonically as current increases
sketched in Figure 2.
to strong inversion is continuous, the
maximum in weak inversion and decreases
through moderate and strong inversion, as
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Figure 2: Transconductance-to-current ratio in weak and strong inversion
This suggests that the maximum transconductance (and thus signal
amplification) for a given flow of drain current will be achieved in weak inversion.
The design parameter that allows the transistor to be operated in weak or strong
inversion at a specified current is the width/length ratio, as evident in this
expression for the 20F current threshold between weak and strong inversion
operation adapted from Deen and Yan [505]:
I, = __W  I"e°o 
'(1 - e-VD/)
L
Clearly, for a given fabrication process, the width/length ratio scales the
threshold current, which can be determined by extracting the various parameters
of the weak and strong inversion drain current equations through curve-fits of
empirical data. Thus a transistor's width/length ratio may chosen such that the
device will operate in weak inversion at a specified current level, maximizing its
transconductance.
Weak inversion asymptote
Chapter 3
Noise Analysis Techniques for the MOSFET
Noise in the MOSFET has traditionally been modeled by two primary
sources, "1/f" and "white" noise. 1/f noise has a frequency spectrum that
exhibits an approximately 1/f frequency dependence. White noise has a "flat"
frequency spectrum, with power distributed evenly from very low frequencies to
very high frequencies. The white noise component has generally been
described in weak inversion as shot noise on the drain current, and in strong
inversion as thermal (Johnson) noise of the channel resistance. Because of the
disparate equations used to describe the transistor's operation and noise in weak
and strong inversion, it was awkward to compare noise performance in the two
cases. A more consistent description of noise in the two cases would be
valuable in making circuit design decisions. With this in mind, the derivation of
white noise in the MOSFET was approached from the perspective of velocity
fluctuation noise of the charge carriers that make up the inversion layer. By
relating the random motions of all the charge carriers in the inversion layer to
electrical currents, the total drain current fluctuation was obtained.
The process of calculating noise observed at the terminals of a device can
be a daunting task considering the various non-uniformities that may be present,
such as charge distribution in the MOSFET channel. Fortunately, Van der Ziel
has presented a relation that allows one to determine the terminal current noise
of a device from an oftentimes simpler calculation of the AC short-circuit current
noise for a small section of the device. His derivation is worth repeating, in order
to show its generality and to lend insight into its utility. With only minor notation
changes to apply his derivation to the general case of a resistive medium, his
theory is presented below [Van der Ziel '86 74-75,290-291].
Van der Ziel begins by relating the terminal current of a resistive device
(the MOSFET channel, in his presentation) to the electrical potential and
resistivity along its length. In order to do so, it is convenient to deal with the
somewhat unfamiliar quantity of conductance for unit length, g. This is simply
the inverse of resistance per unit length, and it may be a function of position or
the DC potential along the device. If a DC potential Vo(x) exists along the device
relative to one end, a current will flow, described by:
I= g(V) -dx
where the conductance for unit length has been expressed as a function of
potential along the length in order to include any dependence. Now, if a current
noise source h(x,t) exists in the device at x, the changes in the potential and
conductance at x as well as the direct effect of the noise source must be
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considered in determining the terminal current fluctuation. The terminal current
will now be described by:
dVI + A(t) = g(V)- + h(x,t)dx
where the DC potential at x has been replaced by the total voltage V = Vo + AV
which includes the potential fluctuation AV(x,t) caused by h(x,t). Expanding in
AV and neglecting the second-order term in order to obtain a linear
approximation, rA(t dg(Vo)A( dVo dAV'+
I+(t)= g(Vo)+ AV o +- + h(x,t)dVo )( dx dx
dVo dg(Vo) dAV dg(Vo) dAV
= g(Vo.)-- +V+ g(Vo)-+ AV+ h(x,t)dx dx dVo dx
neglect
gives the terminal current fluctuation,
AI(t) = AV + g(Vo d)-AV + h(x, t)dx dx
- [g(Vo)AV(x,t)] + h(x,t)
To find the "short-circuit" current noise, this is multiplied by dx and integrated
over the length of the device,
J'A(t)dx = iJ d[g(V )AV(x, t) + Jh(x, t)dx
noting that the terminals will be connected for small signals, so that the potential
fluctuation at both ends (defined relative to one end) will be zero
(AV(O,t) = AV(l,t) = 0), giving the result:
A(t)l= d[g(Vo )AV(x,t)]+ Jh(x,t)dx
M(t) = 7 h(x,t)dx
According to the Wiener-Khintchine theorem [Van der Ziel '86 10-14, 283-285],
the spectral intensity is found by taking the Fourier transform of the
autocorrelation function (and multiplying by two):
S1(f)= 23 AI(t)AI(t +r)}
= 23{ o Jh(x,t)h(x', t +r )dxdx'
= 0JSh(X, X9f d*d&
where S,(f) denotes the spectral intensity of the terminal current fluctuation,
3{.} is the Fourier transform operator, and S,(x,x',f) is the spatial cross-spectral
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intensity of the noise source. Since h(x,t) was the localized noise source at
position x, Sh(x,x',f) must be a delta function in (x'- x):
Sh (x, x, f) = F(x, f )(x' -x)
so that the double integral in S,(f) reduces to a single integral in x:
S,(f)= -F(x,f)dx
Now the challenge lies in determining F(x,f). Van der Ziel cleverly notes that
the equation above holds for sections of any length 1, so if it is applied to a small
section of the device (of length l= Ax) at position x that is hypothetically short-
circuited, the spectral intensity of its current will be:
S (x,f)= 2 F(x, f)dxAx "
1 [F(x, f)Ax]
F(x, f)
Ax
Hence F(x,f) is obtained directly from the short-circuit current noise of a
sufficiently small section of the device at x:
F(x, f)= S,(x, f)Ax
which is integrated over the length of the device to find the terminal current
spectral intensity. This "sectioning" technique transforms the calculation of total
noise into a determination of the noise of small, homogeneous segments of an
otherwise potentially complicated device. Since Van der Ziel's derivation
(presented above) does not require a DC potential gradient along the device, it
applies to the MOSFET channel in weak inversion as well.
Chapter 4
Theory of White Noise in the MOSFET
4.1 Drain Current Noise from Velocity Fluctuation of Carriers
The derivation of white noise in the MOSFET from the perspective of
velocity fluctuation noise begins with the application of Ramo's theorem, which
is presented here for convenience [Van der Ziel '86 68-69]. To understand
Ramo's theorem, first consider the current flow resulting from a charge carrier
moving between two parallel planar electrodes separated by distance d with
some component of velocity perpendicular to the plates v,, as illustrated in
Figure 3.
qO* ,--+
x
X- --
d
i(t) --
- V+
Figure 3: Current associated with the motion of a single charge
If the carrier has charge q and there is a voltage source V connecting the two
plates, the energy gained (or lost, if V is negative) by the charge during time dt
will be:
AE = qFxdx = q dxd
where dx is the distance traversed in time dt. This must be equal to the energy
lost/gained by the external voltage source:
AEv = V. i(t)dt
so that the current flow resulting from the velocity of the charge carrier is
1 dx qv,i(t)=q -d dt d
which is known as Ramo's theorem [Van der Ziel '86 23]. Clearly this relation
holds in the absence of the external voltage source, i.e. when V= 0.
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Ramo's theorem can be applied to mobile charges in a transistor channel
by considering a small section of length Ax at distance x from the source, in
order to take advantage of Van der Ziel's "sectioning" technique for noise
calculation described previously. As an inversion charge moves through the
channel, it will repeatedly collide with the semiconductor lattice, changing velocity
in both direction and magnitude. But if the ends of the channel segment were
(hypothetically) shorted together for AC signals, the component of the carrier's
velocity between the ends v,(t) would give rise to a current, which is described
by Ramo's theorem. The average value of this velocity V,, such as would result
from an applied electric field, corresponds to the drift current. The fluctuation in
velocity (due to the random nature of the carrier-lattice collisions),
Av,(t) = v,(t)- 
-V
is thus responsible for the noise current associated with this carrier.
Taking the autocorrelation of the velocity fluctuation and applying the
Wiener-Khintchine theorem gives the spectral intensity of v,(t), the "velocity-
fluctuation noise" [Van der Ziel '86 68]:
SAv (x, f)= 2. Av,(t)Av,(t +')}
= 4 Av, (t)v,(t)Av(t +,) cos(on )d't
Kubo has defined the high-frequency diffusion coefficient D as the Fourier
transform of Av,(t)Av,(t+t) [Van der Ziel '86 68)]:
D(f)= Jo Avx (t)Avx (t +t )e- dt
so that
SA, (x, f )= 4 Re{D(f)}
and Van der Ziel has shown that this relationship holds for the reasonably low-
frequency case where the diffusion coefficient Do a D(f -- 0) becomes almost
entirely real ['86 68-69]:
sA,, (x, flo,)= 4D0
Now that the spectral intensity of the velocity fluctuation is known, Ramo's
theorem may be applied for the individual carrier:
qAv,(t)
Ax
so that the spectral intensity of the short-circuit current through the segment is
q2 S, (f) 4q2 ReD(f)}
S , (x, f )= 2 - X2
4q2Do
=- 2-- modest frequencies
for the single charge carrier. As long as the random motions of the charge
carriers in the section Ax are independent, their individual current spectral
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intensities will sum to give the total short-circuit current spectral intensity of the
segment, SA,,(f). Thus if N'(x) is the number of inversion charges per unit
area in the channel at x, there are AN = N'(x)WAx total mobile charge carriers in
the segment, so the noise for the small section is:
4q2Do
SA, (x, f) = 2 N'(x)WAx
- 4q2WDI N'(x)
Ax
To determine the total drain current noise of the transistor by Van der Ziel's
approach, the function F(x,f) associated with this segment noise is needed:
F(x, f)= SAw (x, f)Ax
= 4q2wDA X N'(x))Ax
= 4q2WDON'(x)
Integrating this over the length of the transistor channel yields the total drain
current spectral intensity,
S (f ) = I F(x, f )dx
= f (4q 2DWN'(x))dx
4q2 WDO L
DL2 JN' (x)dx
assuming the diffusion coefficient is constant throughout the channel, which
simply reduces to:
4q2D
S,,D(f)= LN
where N is the total number of inversion charges in the channel. Applying
Einstein's relationship between diffusion and mobility:
Do kT =
[t q
yields an equivalent expression:
S,,(f)= kTN, f -> 0
Interestingly, applying Ramo's theorem to a charge in the inversion layer to
determine its contribution to the drain current noise directly (instead of
considering small segments of the channel) and then multiplying by N to sum
the independent contributions of all the carriers yields the same result for the
drain current spectral intensity. This underscores how the white noise in the
MOSFET is the direct result of random thermal motion of the inversion layer
charges (neglecting other minor sources of white noise in the device).
Thus in order to know the white noise current observed at the drain and
source terminals of the MOSFET, only the number of charges in the inversion
layer must be determined (assuming that the channel length and some physical
constants are known). The number of carriers in the channel may be determined
by integrating the surface density of the inversion charge over the channel area:
N = -1 -= Qfdxdyq q wL
Because it was assumed that the channel is uniform across its width, that
integration can be performed first, leaving only the integral along the channel
length:
N = -- W Q;(x)dx
q
4.2 White Noise in Weak Inversion Operation
For the weak inversion case, the inversion charge density varies linearly
from source to drain because the current is constant along the channel and due
only to diffusion. Integration of the charge reduces to finding the area of a
trapezoid, so that
N WL (Q:,source +Q,dran) WL Q',source (-v + eDs,
q 2 q 2
which is conveniently expressed in terms of drain current and transconductance
as follows:
N= L (1+ e-VP , L2  1+ e-vDS,' D
2q-, 1 - e- v /' ' = 2qD0o I - e- v /, D
nL2 (1+ e-VD/'AI
2qlg 1- e-v,,/1, g
Thus the drain current spectral intensity in weak inversion is
S, (f) = 2q- e-VDS ID
in terms of drain current, which limits to the traditional result from the "shot noise"
derivation when the drain current saturates:
S,, (f ) = 2qlID.,s=rao0n
The noise may also be expressed as a function of the transconductance:
S,,(f)=4kT( 1+ e-),
=* 4kT()gm,,, saturation
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4.3 White Noise in Strong Inversion Operation
The inversion charge density equation associated with the strong
inversion drain current approximation is [Tsividis 124-125]
Q(vCB)= -Cx[VG - VT - (1 + XV - VSB
which is expressed in terms of a useful construct, Vcs, the effective reverse bias
between the induced n-type inversion layer and the substrate. The effective
reverse bias is the deviation in surface potential from the equilibrium strong
inversion surface potential,
VCB(x)= N,(x)-O,
and it varies from VcB(0)= VsB at the source end to VcB(L)= VDB at the drain end
of the channel. To find the number of inversion charge carriers, Qf must be
integrated over the area of the channel as before,
N = -- WQ;(x)dx
but since Q; is known as a function of VcB rather than x, it will be expedient to
convert the integration over distance to an integral over VcB. Recognizing that
dVcB d dX ,(x) dR(x)
= --- [W,(x)- ]= - IDdx dx dx dx
where the incremental channel resistance per unit length in strong inversion is:
dR(x) _ 1
dx ,.WQ;(x)
allows dx and Qf(x) to be replaced:
dx = W- (x)dVcB
ID
o;(x) = Q;(vC(x))
so that the integral becomes
1 C() WQf(V)N =-W (LQ; '(V) W )dVcq Jvc,(o•) C) IC
tW2r JVDB[(V, 2
= [,( [ Qo (v)]2 d Vce
Performing the integration yields the number of inversion charge carriers:
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N VD= [-Co [VGS -Vl - (1 + XV-VsB)]] d V
_gW2C, 2 -1 V -=v,
= qlo 3(1+ 5 )[VGS -1 -(1+XVCB .- vSc,)f
= 3ql [(VG - VTS - (VGs 
- (I 1+ XVDB- v,)) ]
[LW 2 Cx2 2
3qio(1÷T) [((O + W)VDs) - v)
_gW2Co, 2(1+ 8)
2
+ 3 )2 vs3( -a
3 )
3qlI
2 WLC ox 1- a 3)V
-3q -a2 (VGS -VT)
In terms of transconductance,
3qg 1-a2 )mN= 21-(1+-) g,,Substituting N into the white noise drain current spectral intensity formula yields
S (f) = 4kTC- ( -a - v )
for the strong inversion case. In terms of the transconductance,
S(f )= 4kT2 1 +8))(1 + +2)C2
=> 4kT( 2 (1 +8))gm saturation
which is the familiar thermal noise expression with the addition of the depletion
layer correction factor 8. As stated earlier, 8 is often assumed to be zero,
giving the typical equation 4kT(j)g, for the noise.
4.4 Connection Between Velocity-Fluctuation, Thermal, and
Shot Noise in Resistors and MOSFETs
It is worth noting that the regular Johnson (thermal) noise expression is
obtained when the velocity fluctuation noise derivation is applied to a resistor, as
expected. For example, consider a uniform resistor R of length L and cross-
sectional area A. The resistance is related to the carrier volume density & by:
1 AG=- qpN-
R L
so that
qpRA
and
N = ALN=qpR
and hence the spectral intensity of the short-circuit current is
S , (f)= N
4kT
R
as it should be.
Since random motion of charge carriers is the fundamental basis of both
"shot" noise and "thermal" noise, it is reasonable that both approaches may be
used to describe current fluctuations in resistive media [Kingston 69,55-71;
Sarpeshkar, DelbrOck and Mead 23-29], as suggested by the weak inversion
noise equation found above. The key to connecting the two approaches in
MOSFETs and resistors is to note that diffusion currents are a direct result of
random thermal motion of carriers, and are thus inherently linked with noise.
The random motions of many individual charge carriers usually combine to
cancel each other, such that no net current is produced. But in the special case
that there is a concentration gradient, the random motions of the carriers may
combine (in the absence of other influences) to produce a net diffusion current.
If the carrier concentration in a region with cross-sectional area A transitions
linearly from N(O) at one boundary to zero at the other, over distance L, as
depicted in Figure 4, the diffusion current due to this gradient will be
I = qAD N(O)
L
and the total number of carriers will be
N = +AL_(O)
Area A
A
Concentration N(0)
1-- Length L --- +
Figure 4: Volume with carrier concentration linearly decreasing to zero
By applying the velocity-fluctuation-based noise formula,
4q2 D (ISJ(o))
= 2q qAD N(O)
= 2ql
which is equivalent to shot noise on the diffusion current. This diffusion current
is the current through the device terminals in this case, so the shot noise formula
may be applied to the terminal current as well. Shot noise specifically describes
the fluctuation in the occurrence of Poisson events, such as the random arrival of
charge carriers at the terminal of this device. In the case that the concentration
of carriers is held to zero at one boundary, the rate of arrival of charges at that
terminal is directly proportional to the terminal current, since all the carriers that
arrive there will contribute to the terminal current. However, if the carrier
concentration does not go to zero at one boundary, then the net diffusion current
is not directly proportional to the rate of arrival of carriers at the terminal, and
accordingly the shot noise formula applied to the terminal current underestimates
the actual noise. But if the carriers that originate from each end of the device
could be labeled, their random thermal motions could be tracked by watching
them diffuse across the device to the opposite ends, where their concentration is
(by definition) zero. This is illustrated in Figure 5.
Area A
A
Concentration N(0) A
Concentration N(L)
-- Length L ----
Figure 5: Volume with linear concentration profile but non-zero boundary
conditions, modeled as sum of two linear profiles that do go to zero
Thus there would be two independent currents moving in opposite directions,
I, = qAD NO)
L
and
I, = qAD L)
L
where I, and I, are the diffusion currents originating from the boundaries at the
left and right, respectively. The net current through the terminals would be the
difference between these forward and reverse currents, I,,, = I, -I,, whereas the
current fluctuation observed at the terminals would be the sum of the shot noise
contributions of each component:
S1 1', (f)= 2qI, + 2qI,
N(0) N(L)
= 2q(qAD •O+ 2q qAD N•L
Now the random thermal motion of all the charge carriers is accounted for, and it
follows that the spectral intensity should be the same as that obtained when the
velocity fluctuation of the total number of carriers N= AL N(O)+ f(L) is
considered:
4q2D AL N(O) + *(L)
S,(f ) -L2 AL 2
= 2q qAD (O) + (L)
= 2q qADN(O) + 2q qAD N(L)
= 2qI, + 2qI,
This derivation can be applied to a resistor, where the carrier concentration at
either end is, in terms of the resistance,
N(O) = N(L)= LqpRA
as noted earlier. The mock diffusion currents are given by I, and I,:
. D kT
I, = Ir = qAD pR = =L pR qR
where the Einstein relation has been employed, so that the current spectral
intensity given by shot noise theory is
S,(f)= 2qIf + 2ql,
(kT\ (kT\2q Ul +2q11R(qR qR
4kT
R
which simplifies to the thermal noise formula. It is important to remember that
drift current, due to an applied electric field, has no effect on the noise of the
resistor (excluding nonlinearities and heating of the resistor) because the drift
current corresponds to the average velocity of charge carriers. The noise is
associated with the deviations from this average carrier velocity.
Chapter 5
Theory of 1/f Noise in the MOSFET
1If noise is so named because of the frequency dependence of its
spectral intensity, which varies as 1/1f1a, where a is close to unity, typically
between 0.8 and 1.4. This type of noise is also referred to as "flicker noise".
While 1/f fluctuations have been observed in many different settings, including
biological, geological, mechanical, and electronic systems, no entirely
satisfactory physical explanation has been developed, and even in electronic
systems it appears that the origins of the noise may be quite different in various
types of devices [Buckingham 143-145]. In homogeneous resistors, 1/f noise is
usually seen in the presence of a DC current or voltage (as a fluctuation in the
voltage or current, respectively), and varies as the square of this DC bias. This
suggests that the noise is attributable to a fluctuation in the resistance, since
V
2
SV (f)= I'SR(f)= S(f)R
or
12
s,(f) = V2S,(f)= -S,(f)
where S,(f) and S,(f) are the voltage and current spectral intensity in the
presence of DC current I or voltage V, due to fluctuations in the average
resistance R or conductance G (spectral intensities SR(f) and SG(f)).
According to this view, the DC bias is not a cause of 1/f noise phenomena.
Instead, the DC bias merely provides a means to observe the effects of some
1/f -type fluctuation (i.e. in the resistance). In fact, experiments have shown that
when sinusoidal signals (instead of DC signals) are applied to resistors, 1/f -type
sidebands will appear in the power spectrum on either side of the applied signal
frequency. This is consistent with the theory that 1/f noise is due to resistance
fluctuation, since the amplitude of the current or voltage sinusoid resulting from
the applied sinusoid would be modulated by the resistance fluctuation. When
both DC and AC signals are applied, the 1/f fluctuations centered at f =0 and
at the sinusoid frequency have been shown to be highly correlated, as predicted.
In addition, the thermal noise level of a resistor (which depends directly on the
resistance) has been reported to vary with a 1/f dependence. [Buckingham 159-
160]
Although there is much evidence to support resistance fluctuations as the
source of 1/f noise in homogeneous specimens, the cause of these resistance
fluctuations in thermal equilibrium is not clear. Since resistance depends on the
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number and mobility of charge carriers, fluctuation in either of these quantities
could be responsible for resistance fluctuations. There is evidence supporting
and contradicting both mechanisms as the cause of resistance fluctuations[Buckingham 162-163]. In the case of the MOS transistor, the flicker noise level
is greatly affected by surface treatments, suggesting that charge traps at the
semiconductor-oxide interface are responsible by causing significant fluctuations
in the number of carriers. The fact that JFETs often have very little 1/f noise
suggests that in the MOSFET case 1/f noise may be primarily a surface effect
(in many other cases 1/f noise appears to be a bulk effect). Although there is
some evidence to support mobility fluctuation as at least a partial cause of
resistance fluctuations in the MOSFET channel, the number fluctuation due to
surface traps is likely to be the main cause since the number of trapping centers
may be significant compared to the number of charge carriers.
1/f noise due to carrier number fluctuations is a special case of
generation-recombination noise [Van der Ziel '86 120-130]. Generation-
recombination noise is the fluctuation in the number of carriers resulting from
their random generation and recombination, as the name implies. Charge traps
trap and release (recombine and generate) carriers with a characteristic time
constant which determines the frequency content of the fluctuation. If the
population of charge traps is such that their time constants ' are distributed
continuously over some range to0 t it, with probability proportional to 1/i, the
spectral intensity of the number fluctuation will have a 1/f spectrum over the
range 1/tz <<o << 1/I0 [Van der Ziel '86 126]. For the MOSFET, it has been
hypothesized that a trapping mechanism capable of having time constants
distributed in this manner is the tunneling of charges from the semiconductor to
traps at various distances into the oxide [Christensson, Lundstrom, and
Svensson 797-812; Van der Ziel '86 127-128]. If the traps are distributed
uniformly over some distance from the oxide surface, the distribution of time
constants will be as 1/i. For completeness, the "microscopic model of 1/lf
noise" developed by Van der Ziel will be presented here.
According to Van der Ziel ['86 296-297], if the number of traps with
energy between E and E+AE in a small section of the gate oxide with volume
AxAyAz is ANT = NT(E)AEAxAyAz, and AN, of them are occupied and the
trapped charges obey Binomial statistics, then
AN, = ANTf,
and
where the probability of occupancy is the Fermi function:
1
(i+$1 
-%)
If the characteristic time constant of the traps in this volume element is z , the
spectrum of the fluctuation in number of occupied traps BAN, is
S(f )=4ANTf(1- ft, 21
= 4NT(E)AEAxAyAft(1- ft • 2 2
Assuming that trapping occurs by tunneling of charges to the traps in the oxide,
the time constant of the traps will be an exponential function of distance z from
the semiconductor surface:
t = e tz
where y,= 108cm-1 is the tunneling parameter. If it is further assumed that the
distribution of traps in the oxide is uniform from the semiconductor surface at
z = 0 to distance z = z, into the oxide, and zero outside of this region, the time
constants will be distributed as 1/t between to and 1r = 10eTr'Z. Replacing dz by
d,/y, t and integrating S, (f) with respect to t yields
N,(E)AEAxAy 1 1Sd(f) E)E y ft(1-f,), for - < f <
7 f 2Jtr 21r,
While the trap density may be a complicated function of energy (electrical
potential in the oxide), only those traps whose probability of occupancy is not
close to zero or unity will contribute significantly to the fluctuations. These
"active" traps are the ones with energy close to the Fermi level. This
dependence is reflected in the sharp peak of f,(i-f,) at E= E,. Because of this
sharp peak, the integration of S, (f) with respect to energy can be simplified by
using the "effective trap density":
N,(Ef,= NT(E) f,(1- ft)dE
For the case that NT(E) varies slowly with E, this has the value of NT(Ef),
suggesting an "effective width" of the energy distribution of active traps equal to
4kT. The integration of S, (f) using the effective trap density results in
NT,(E,) kTAxAy
S", (f) =
r,f
and integrating over the uniform width of the channel (from y = 0 to W) yields
N, (E,) kT
S(x, f ) = WAx
r,f
Reimbold has suggested that a change in the quantity of trapped charge
will be compensated by appropriate changes in the local inversion and depletion
charge to maintain charge conservation [Reimbold, 1191]. The fraction of the
compensation charge that is provided by (or added to) the inversion charge is a
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function of the surface potential, since this determines the incremental
distribution of charges at the channel surface. Small-signal capacitances are
associated with each component of charge stored at the gate for incremental
changes in surface potential 86i,, as follows:
Gate electrode charge fluctuation: 68Q = -C',8,
Fast surface state charge fluctuation: 6"Q, = -C,'8,
Depletion region charge fluctuation: 68Q = -C'8W,
Inversion layer charge fluctuation: 6Q, = -CqW,
Trapped charge fluctuations 6Q' must be balanced by these fluctuations
according to the conservation of charge, so that
2 = -(6Q; +6Q,', +6Q; +8Q;)
Thus the ratio of inversion charge fluctuation to trapped charge fluctuation in the
small section of channel Ax is
A= 8 6Q; = •Q;
AN, 6Q. -(8Q; L+ Q +Q)
-Cib SV
coxWsw, + c;ss8, + cNsw, + ciZV ,
-cil
c' + c' + Cd + Ci
so the spectral intensity of the inversion charge fluctuation in Ax is
AN )2
S(x, f)- = (x, f)
C J 2 NT(Ef) kT WAx
The modulation of inversion charge along the channel will affect the drain
current through different mechanisms in weak and strong inversion.
Characteristic of 1/f noise, the effect will be seen in the presence of a DC
current through the device in either case. In strong inversion, the change in the
number of mobile carriers in the channel will cause local resistance fluctuations.
These resistance fluctuations will cause voltage fluctuations along the length of
the channel (in the presence of a DC current), which will in turn result in drain
current fluctuations. In weak inversion, the channel potential is assumed to be
constant along its length, and the "resistance" variations due to inversion charge
fluctuation will not create voltage fluctuations. Rather, the inversion charge
fluctuations along the channel will change the carrier concentration profile, and
hence the diffusion current. The effect of charge trapping in weak inversion is
perhaps more appropriately described as changing the local "solubility" of the
channel for carriers diffusing from source to drain.
In spite of the different mechanisms of drain current modulation in weak
and strong inversion, Van der Ziel's sectioning technique can be applied to
calculate the drain current noise based on the local resistance fluctuation
paradigm in both cases. Because Van der Ziel's technique calculates drain
current fluctuations from the short-circuit current fluctuations of small segments
of the channel (one at a time), it imposes the condition that there is no voltage
fluctuation along the channel. With zero voltage fluctuation there will be no
perturbation of the rest of the channel to consider, so the task of determining the
affect of local fluctuations on the whole channel is avoided. This is illustrated by
the circuit model of the channel shown in Figure 6, in which a large capacitor
illustrates the hypothetical short-circuiting of transient noise currents in the
section Ax. Thus the fact that the DC current flowing through the channel in
weak inversion is due to diffusion rather than drift does not affect our calculation
of the change in current flowing through a section whose carrier concentration
(and thus resistance to current flow) has changed.
BAID
ID-SAID
Channel sectionAx
Figure 6: Circuit representation of Van der Ziel's sectioning method
The resistance of a small section of channel between x and x+Ax is:
AxAR(x) =
lWQ't(x)
Ax2
qpAN(x)
since Q(x) qN(x) A fluctuation of BAN in the inversion charge at x willWAx
result in a fluctuation of the resistance of this segment according to the
derivative:
BAR(x) Ax2
DAN qp(AN(x)) 2
so that
Ax28AR(x)= -_ Nx)2
qC1(AN(x))/
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If the fluctuation in the resistance of Ax is small relative to its average
value (AR<< AR or, equivalently, 8AN<< AN), then the short-circuit current
fluctuation 68AD through the segment resulting from resistance fluctuation may
be found by linearizing Ohm's law for small deviations from the average:
(I, + G8'XAR + AR)= AV
IDAR + AIDAR + IDAR +AID6AR = AV
neglect
Subtracting IDAR=AV, neglecting the second-order term to make the linear
approximation, and re-arranging, yields
6AID = -Ir8ARSMD =D
Substituting for the resistance terms gives the short-circuit current fluctuation of
the section in terms of the change in the number of mobile carriers:
- X2 6AN
6AD =ID q (Ax))2 N ID ANAN(x)2 (x
This can be used to relate the spectral intensity of the current fluctuations
through Ax to the spectral intensity of its carrier fluctuations:
I2
s, (X, f) = (D(x) SAN(x, f)(AN(x))2
According to Van der Ziel's sectioning method, the noise function in the
channel is
F(x, f )= AxS (x, f )
I2
= Ax ( SAN (x, f)
Replacing SmA(x,f) with the previously derived expression, and AN(x) by its
inversion charge representation gives the function that will be integrated over the
channel length:
ID2 6A 2 NT (E, ) kT
F(x, f)= Ax I 2 N WAxWAxQ'(x); SN, 7,f
q2ID2N,(Ef)kT N( )2
w, tf(Q;(x))2 •8t,
Finally, integration yields the total drain current spectral intensity:
1(L f q2LDNT,(E,), kT •SAN
f I lldxL2 Wy , f (Q'(x))2  t
The ratio of inversion charge to trapped charge fluctuation was previously found
to be
8AN -C'
sANt, C +cx + C, + C
and the small-signal capacitance of the inversion layer is
C- Q(x)(I)
so the integral becomes
L q2 D2NT(E,) kT Q2(x/(-)
SID ( 1 [ qI2(Ee kT dx2 0 Wy ,f(Q';(x))2  + c + c x -
1 L q2 2D2N,(Ef kT
SL2 Wy (((X 2x))2
q2ID2kT L NT(E, ),f
WL2• J•, ((Xc +c )- ;)
At this point, the functional dependence of the effective trap density
N,(E,)i on position (or at least surface potential) in the channel must be
determined, since it is generally regarded to be a variable quantity within the
semiconductor bandgap [Das and Moore 248]. If the channel is assumed to be
uniform so that NT(Ef) depends only on surface potential, it can be determined
empirically by measuring the current noise when the drain-source bias is small
compared to the gate bias. In this case the inversion charge density is simply a
weak linear function of x and the effective trap density is almost constant in the
channel, so the integration above becomes quite simple and NT(Ef can be
computed from the measured drain current noise. Once NT(Ef,) is known as a
function of surface potential, numerical integration may be used to solve for the
drain current spectral intensity for arbitrary drain-source bias. Van der Ziel
suggests a procedure for accomplishing this [Van der Ziel '86 170]. However, if
N,(Ef) is treated as a constant, as done by Reimbold [1191], the term may be
taken out of the integral:
L2 I2NT (Ef) kT Xc +c +c)- Q;(x)
WL2krf(XCo+ c:+ Cd-Q )
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For many devices this seems to be a reasonably accurate approximation, and it
permits the integral to be solved in closed form for the weak and strong inversion
cases, as shown below.
5.1 1/f Noise in Weak Inversion
For the case of weak inversion operation, the small-signal capacitance of
the inversion layer is negligible compared to the oxide and depletion layer
capacitances,
Q'(x)f ) << (C, + C + cS )
so that
Q'(x) <<« (Xc"c + c + c; )
The drain current spectral intensity of 1/f noise in weak inversion becomes
S q2 I2NT (Ef) kT L
WL2 tO
q21D2NT(Ef) kT[U L1
SWL2y ((kX c. c + c;)) J
q4ID2NT(EE,ff
kTWL(C;x + C; + C;)2yf
which is proportional to the square of drain current and inversely proportional to
gate area and the square of the dominant capacitances. The gate-referred
voltage spectral intensity is valuable for design, so S,,(f) is divided by the
square of transconductance to obtain its value:
q4ID 2NT (Ef )eff
S,, (f) kTWL(CX + C +' )2 , fSg (f)=2
n2q2N, (E,)eff kT
WL(Cx +C +c')2Y tf
Recalling that the ideality factor n is
co + c: + c;
(where C" was neglected in the derivation of subthreshold operation), the noise
formula reduces to:
q2NT(Ef )kT
SV (fY WLC 2y tf
which is inversely proportional to the channel area and the square of oxide
capacitance.
5.2 1/f Noise in Strong Inversion
The strong inversion case is more complicated. In the strongly inverted
channel, the inversion layer capacitance dominates,
Q (x)/()>> (c: + c + C()
which means that the change in inversion charge is almost equal to the change
in trapped charge:
8AN -C;'
= = -1
•AN, Co + Cm + c' + c;
Accordingly, the drain current spectral intensity integral:
q21 2NT(Ef) kTe : L 1 dX
WL2S tY J (+ - (X))2
can be approximated by
q2 D2N·(Ef) kT L FSI, (f) = f  (xWL2yf t (-0rc~
but this is only valid for linear operation, where the whole channel is strongly
inverted. When the transistor is saturated, this approximation fails and the
integral becomes infinite. This is because the drain end of the channel is weakly
inverted when the transistor is saturated ("pinched off"), so the approximation
that Q;(x)/() >> (C:x +C': + C) is not true there.
A general expression for the drain current spectral intensity, valid for the
linear and saturation regions of strong inversion operation, requires that the
integration be performed without this approximation. Replacing dx and QO(x) by
their equivalent functions of the effective reverse bias VcB(x) in the channel,
dx = -WQx) dVc,
D
Q'(x)= Q;(CB(X))
as done previously for the calculation of white noise drain current spectral
intensity in strong inversion, allows the integral for the 1/f component of drain
current noise to be expressed as a function of the effective reverse bias:
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q 2D2NT(E f ), kT fV(L)S(W) w " D((L X+c
+c)-;(vCB))2
RWQ(VCB) dVcB
DI
Sq2DNT (Ef) kT vDa
L2Y ,f
Q;(VCB) 1dVc
((eXco + c: + c)- o;(VCB)) CB
where the mobility has been assumed to be constant along the channel.
can be simplified further by converting to an integral over Q,. Recalling 1
strong inversion
Q;(VCB)= -C[VGS - V, -(1+SXVc -VS)]
the derivative can be taken to find
This
that in
d Q;(Vc)
dVc =
Upon substitution thein (1+)egral becomes
Upon substitution the integral becomes
q2 DNT (Ef )kT Q,(VDB)
SL2 C0(1+8)yf JQj(,SB)
1 d
C ((1 + 8)
C +1 d]
dQ"
(XCQ' 2+ d) dQ(( Xc +c +c)- ;)2
Integration by parts gives the result:
s(f L2Ce(:(1+8)f kY XC +1n((4Xc + C +c)- )
where
Q';(VDB)= -C4 [VoG - V-(1+SXVD - )]
and
Q;(VSB)= -co[VGS -V,]
Using the drain-source pinch-off voltage Vs and the parameter a to describe
the linear and saturation regions as before,
VGS - VT1+8
Vos - V) s
VDS > VD
VDS
a =VD S00,
the limits of integration may be written as
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q 2jDNT (Ef) kT (V) QF
SID (f) = -
Qy f (Vs) [((Xc+c)-) 2
w
aQ;(VDB)= -Co[VGS - VT -(1+6X(1-a)V •)]
= -C(1+6)[V s -((1-ac)Vs]
= -CX(1l+8)a6VGs
and
Solving with these limits
I (VsB = - 0 (1+8 VGS - VT,
= -C (1 + (1)V 6
of integration gives the final result:
q2INTf (E,),kT
sD )= - 2 C(1+6)yf
-cO (1 + )a V6 s
((kTX +C,  C (1+£ + ''
-Co x (1 + )VD'S
((-'-XCox + Css +C) Cd(+ )y)+n((k-XcQ +c +c+)+c:,(1+6)vAm)
-In((XCX +c + c)+ ic:+)v)
q2JDNT (Ef)e kT
L2Co(1+8)y,f
oWL((kT c+c;,+c . .
L +cl +Cs+ In r+c;,,T, J C•O'+C'))+(CVDs
This expression may be simplified for the separate cases of
saturation operation. In the linear region, far away from saturation,
and
VDs > OCVDS A C>( H(1+8)
so that the spectral intensity of drain current is approximately
q2l DNT (E,) kT 1
S, (f) = In -SL2 C (1 + 8 )yf a
linear and
O<< a <1
Dividing by the transconductance squared gives the gate-referred voltage
spectral intensity:
VDs
((cvii<
qP2DNT(E, ) kTI 1 I
L2 Co(1+8)yf kfa)
L 1+8 1+• oD
q2Nr(E,)fkT  l+, U11
2WLC-,2yf -  I2 Ic
In saturation, ca =0 and
Vs tA c>(>x )
so the spectral intensity becomes
StI(f)= q0 T-1+n +DS
L2 C(1+86)y f 
-(LkT VC+C;(1 \ + 0L k. q A c~~(1+a)
Cx (1+8)y f q-V C(1+)
q2WDNT (E,) fkT s( V,"
L2C(1+6f In (Vc•+c
t2 x(l+)Af C:(18 c )
qC2 lDNT (Ef) kT
L2 C (1+6)y f
Again, dividing
voltage spectral
In(
(Cox +Cd
(VGS - VT)
(N:)
by the square of transconductance gives the gate-referred
intensity:
q21 DNT (E) _kT
LCo'X (1 +8)y f I
sVGS(f)
S C' (VGS - VT)
Cox +css + C )
2 ID
L 1+6
q2N(Ef) kT ,
2WLC 2 f [n( C 'Cox +Css +Cd
Thus in strong inversion the 1/f component of the drain current spectral
intensity is directly proportional to drain current and inversely proportional to the
oxide capacitance per unit area and the square of channel length. It also has a
relatively weak (logarithmic) dependence on a (which is a function of VDs and
VGs) in the linear region, and on VGs - V in saturation. Referred to the gate, the
noise is inversely proportional to the gate area and the square of the oxide
capacitance per unit area, and has the same log terms as the current noise in
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GS (f)
gm2
w
I
(VS -VT)
the linear and saturation regions. Comparing the gate-referred noise equations
for weak and strong inversion operation, striking similarities are evident. The
basic dependencies are the same for all cases, with only a slowly changing or
constant multiplier distinguishing them. The important thing to remember for
design purposes is the inverse dependence on gate area and oxide capacitance
per unit area.
The preceding derivation of 1/f noise, based on Van Der Ziel's and
Reimbold's work, is appealing in its physical basis, especially in light of the
derivation presented earlier to describe the operation of the MOSFET. However,
there is no conclusive evidence that this model of flicker noise is correct,
particularly with regards to the assumption of constant effective trap density, and
several alternative theories and their variations have been presented [Sah;
Christensson, Lundstrom, and Svensson; Hsu; Berz; Klaassen; Duh and Van der
Ziel; Kornfeld]. Das and Moore have compared many of these, and show how
the basic assumptions behind any theory affects the interpretation of
experimental results. In particular, assumptions made regarding the physical
distribution and bias dependence of the trap density will lead to very different
geometry and bias dependence predictions from the various noise theories. By
the same token, these assumptions can be used to support quite disparate
theories for mechanisms of drain current or surface potential modulation, given
any set of experimental results. For this reason it is probably worthwhile to
empirically quantify the 1/f noise, including its geometry and bias dependencies,
for the particular fabrication process that is to be used for low noise circuit
design.
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Chapter 6
Experimental Methods
Measurements of the I, - VG characteristics of the test transistors were
made using a Keithley semiconductor characterization instrument. Since
MOSFETs are typically operated in saturation for analog circuits, this region was
the focus of the empirical study. The drain-source bias was five volts for all of
the ID - VGs sweeps, which was sufficient to saturate the transistors for the gate
bias sweep used. Drain current was recorded as the gate-source voltage was
stepped from zero to four volts in 10mV increments. Transconductance was
determined as a function of drain current by smoothing the ID - VG data and
finding its slope.
To empirically quantify 1/f noise and to test the basic predictions of the
presented noise theory, a computer-based noise measurement system was built.
It allowed a transistor to be biased to a desired operating condition so that the
spectral intensity of its drain current could be determined at this bias by the
technique of periodogram averaging (which is described further on). The key
elements of the bias and noise amplifier circuitry are illustrated in the block
diagram of Figure 7. A data acquisition board provided digital-to-analog outputs
for the control signals, and analog-to-digital conversion for the various system
outputs.
K--
Primary Shielding Box
Secondary Shield Box
VG
V
SA',
Va
V
r
sw
Figure 7: Computer-based noise measurement system
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An operational amplifier with ultra-low leakage inputs, the Analog Devices
AD549, was used for the drain voltage buffer because of its correspondingly low
input noise current. All other biasing and amplifying circuits were implemented
using low voltage-noise Analog Devices OP-27 op-amps. System inputs VG and
VR were used to set the DC gate and drain bias voltages, so they were low-pass
filtered to minimize their noise contributions. AC signals could be applied to the
gate and drain (via the load resistor) for transconductance and impedance
measurements by the use of inputs vg and vr, which are physically connected to
the transistor by switch controls SW2 and SW1 when in use. Initially, a
transimpedance topology was used to convert the drain current to a voltage for
amplification and analog-to-digital conversion, but stability problems made this
approach unsuitable. Since the stability of the operational amplifier current-to-
voltage converter circuit depended on the source impedance, it had significant
gain peaking when the source impedance was mostly capacitive. This was the
case for the MOSFET drain when the transistor was saturated, and especially for
weak inversion operation where the real part of the impedance was very high.
While this could have been compensated, the uncertainty in the transistor output
impedance made such an approach difficult without severely limiting the circuit's
bandwidth. Unpredictable gain peaking occurred when different transistors were
tested and when the bias conditions changed the drain-to-source impedance. A
passive, purely resistive load made the system dynamics much easier to take
into account.
Each noise measurement began with the setting of bias conditions. The
control program allowed either the gate and load resistor voltages to be set
directly, or the drain voltage and current to be selected. In the latter case, the
load resistor voltage was set so that the drain voltage would be correct at the
desired current, and a bisection algorithm was used to iteratively set the gate
voltage until the desired drain current was achieved. Once the transistor bias
had settled to its steady-state value, the impedance of the drain node was
determined in order to correct the measured noise data for the frequency
response of the passive current-to-voltage converter. The signal source
(everything connected to the drain) was modeled as a resistor and capacitor in
parallel, as shown in Figure 8.
V + vR V a v
ain
Figure 8: Model of noise amplifier input
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The impedance at this node was determined each time a noise measurement
was made by AC-coupling a small voltage sinewave to the load resistor (via vr)
and sampling the voltage there and at the drain. Through Fourier analysis, the
equivalent resistance and capacitance of the drain node was obtained. The
procedure was as follows:
1. Apply a low amplitude 10 kHz sinewave, vr, at the maximum rate of D/A
output. This consists of 34 samples per cycle at 3 ps each.
2. Sample the input (vr) and output (Vd) sinusoids synchronously with the D/A
output, and at the same rate (3 ps).
3. Average 10,000 cycles of each sampled waveform point-by-point.
4. Get the Fourier series coefficient for the input and output sinusoids as
follows, where N,i is the period (34 points, in this case) and
x,= {xo,xj,...,XNI} are the points in the averaged cycle:
N,.- - 1 (2,xn
Real Part = x x cos(n
Imaginary Part = - =x,, sin(.
n=0 Nsin
5. Compute the real and imaginary parts of V/Vd:
[V 1 Re(V,}Re{Vd} + Im{V,}Im{Vd
Vd Rej{Vd} 2+Im{Vd
I{ } Im{Vr}Re{Vd)+ Re{Vr,}Im{Vd
Vd Re{Vd }2 Im{Vd
6. Determine Rdrain and Cdrain, where T is the sampling period (3 ps in this case):
R
Rdra
n =
eC = ,- 1
Im 21e
SCdr ttR NT
7. Calculate the admittance of the signal source at the input of the amplifier
(everything at the drain node), Ytot(co), which will be necessary to determine
the drain current from the measured voltage data:
S= + jCCdrain, R= Rdra,,IIR = Re
I1,(CO) = +02Cdrain2
The next step in the measurement of the drain current noise was to
sample the amplified drain voltage, and to use a Fast Fourier Transform (FFT)
algorithm and periodogram averaging to estimate its spectral intensity. The
steps in this procedure were:
1. Sampling at a rate 1/T that satisfies the Nyquist criteria, collect a block of
data whose length N is an integer power of 2 so that the FFT may be used
most efficiently.
2. Subtract the mean of the block of data from each of its values in order to
minimize "leakage" from the zero frequency component of the spectrum when
the FFT is performed.
3. Apply a windowing function to the data. This will decrease the influence that
neighboring frequency bins in the FFT spectrum have on each other (the
"leakage" between them).
4. Perform the FFT on the data block to determine the power spectrum, or
periodogram, of the drain voltage noise.
5. Divide each bin in the resulting frequency spectrum by the width of the
frequency bin, which is 1/(4NT) in units of Hertz. This gives the spectral
intensity.
6. Repeat steps 1-4 many times, averaging the periodograms from all of the
trials on a point-by-point basis to get an estimate of the spectral intensity of
the drain voltage. Averaging is required in order for the estimate to converge
to the correct value (the mean value of the power in each frequency bin).
7. Divide the averaged power spectrum by the mean-square value of the
windowing function that was applied earlier, in order to correct for the
amplitude scaling it introduced.
8. Find the amplifier gain A(f) at the frequency of each bin in the frequency
spectrum (using a logarithmic interpolation between points in a table of
measured gain versus frequency data), and divide the bin by the square of
this gain. This will correct the power spectrum for the frequency response of
the amplifier.
At this point the spectral intensity of the total equivalent voltage noise at
the input to the amplifier has been estimated. This includes contributions from
the amplifier itself, the load resistor, and the drain current fluctuations of interest.
To extract the spectral intensity of the drain current, the noise contributions of
the extraneous sources were subtracted from the spectrum, and then the drain
voltage spectral intensity was converted to a drain current spectral intensity. The
circuit of Figure 9 was used to model the lumped noise sources at the amplifier
input.
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Figure 9: Noise modeled by sources at input of noiseless amplifier:
leq = equivalent input noise current of amplifier and load resistor
Veq = equivalent input noise voltage of amplifier
Id = drain current noise
Computing each noise source's contribution to the output voltage and adding
their spectral intensities gave the total output voltage spectral intensity of this
model:
SSd ( f ) + SIq (f )M 2S (f) 2 + SV (f) s(A(f))
Rearranging terms allowed the transistor's drain current spectral intensity to be
determined:
S<,d Y)= (Ay))2 Sv, (f ) Y ,I -SI, (s)
Thus, prior to making transistor noise measurements, it was first
necessary to determine S (f), the equivalent input voltage noise of the
amplifier, and S,,(f), the equivalent input current noise of the amplifier and load
resistor. S v(f) was found by shorting the input of the amplifier to ground and
measuring the noise as outlined above. To calculate S1,M(f), the input to the
amplifier was opened so that the only thing connected was the load resistor. The
impedance measurement technique described earlier was used to find the
source resistance (which should simply be the load resistor) and the stray
capacitance at the input. The noise in this configuration was measured, and
Sv (f) was subtracted from its spectral intensity point-by-point. Multiplying each
point in the resulting frequency spectrum by the square of the admittance of the
source at that frequency yielded S1,,(f). Once these spectra were found, they
were saved for use in subsequent transistor noise measurements. Finally, the
process used to extract the drain current spectral intensity S4d(f) was:
1. Measure the noise with the transistor biased as desired.
2. Subtract the spectral intensity of Veq from the total noise (which has already
been corrected for the gain of the amplifier, A(f)).
3. Multiply each frequency point in the result by the square of the admittance
IllYtot(2ix)112 that was determined earlier by the impedance measurement
made with the transistor in place (and biased for the noise measurement).
4. Finally, subtract S,q(f) to obtain S,(f).
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Chapter 7
Experimental Results and Discussion
7.1 Transistor Operating Characteristics
A set of n-channel and p-channel transistors fabricated with the "Orbit
2km Analog" process available through the MOS Implementation Service
(MOSIS) was chosen for characterization. The geometries of these transistors
are given in Table 1.
Table 1: Transistors used for operating characteristic measurements
W [Im] L [4m] W/L W*L [4m2]
4 2 2 8
6 2 3 12
8 2 4 16
16 2 8 32
32 2 16 64
100 2 50 200
6 3 2 18
100 3 33.3 300
100 5 20 500
4 8 0.5 32
6 8 0.75 48
8 8 1 64
16 8 2 128
32 8 4 256
100 8 12.5 800
4 16 0.25 64
6 16 0.375 96
8 16 0.5 128
16 16 1 256
32 16 2 512
100 16 6.25 1600
4 32 0.125 128
6 32 0.1875 192
8 32 0.25 256
16 32 0.5 512
32 32 1 1024
100 32 3.125 3200
The transistor I,- VGS measurements were mostly in agreement with the
theoretical predictions regarding weak and strong inversion operation. All
measurements were taken with the transistors in saturation, since this was of
primary interest for analog circuit design. Figure 10 shows the I, - VGs
relationships for typical NMOS and PMOS transistors on the test chips.
PMOS
- Different width/length ratios -
0 1- 2 3
V. MI
- Different gate areas -
2 3
V, IV]
Figure 10:
NMOS
-Different width/length ratios -
2.5.-4
2.0e-4
1.5e-4
- 1.0e-4
5.0e-5
0.0.40
1.2e-4
1.0e-4
8.0-5
S0.06-S6
4.0"-
2.0e-5
0.0040
0 1 2 3 4
VP. M
- Different gate areas -
-n 8x8 /
n-- 16x1 /
-- n 32x32 /
/ 4 ,
e - 0!
0 1 2
V
.
M
3
I, - Vcs curves for test transistors
These plots show the affect of transistor geometry on I,- VG, characteristics.
As channel width/length ratio is varied for constant gate area, the curves shift
dramatically (above threshold) as seen on the top two plots. As gate area is
varied with constant width/length ratio, there should be no change in the curves,
as verified by the lower-left plot of the PMOS devices. However, the NMOS
transistors used for the lower-right plot showed some unexpected variation. The
value of empirical studies of any specific process to be used for fabricating
circuits is that discrepancies such as this may be found and possibly corrected
for.
The important features of the I, - VGs relationships, the weak and strong
inversion characteristics, are more readily apparent when the drain current axis
is plotted on a log scale (for subthreshold behavior), and after taking the square
root of the current values (to see strong inversion behavior). These plots are
given in the upper and lower half of Figure 11, respectively.
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Figure 11: Weak and strong inversion I - Vs characteristics
The subthreshold region lies to the left of the "knee" in the curves on the semilog
plots. Note that the slopes of the I,-V s curves are constant in subthreshold,
and equal for all devices of the same type (n or p). Since the slope of the In(lD)
vs Vs curve equals the transconductance-to-current ratio, these plots show that
this ratio is constant and maximum in subthreshold, and independent of device
geometry. Dividing q/kT by this slope gave the weak inversion ideality factor, n.
It was found to be approximately 1.5 for the p-channel transistors and about 6 for
the n-channel transistors. The strong inversion behavior is seen in the plots of
VI vs Vs as the curves slope upward above the threshold voltage. The
square-law relationship between drain current and gate-source voltage is evident
in the fairly linear curves above threshold, as is the effect of width/length ratio on
the transconductance. The non-ideality of the n-channel transistors is probably
an artifact of the manufacturing process rather than a general feature of n-type
devices. The fact that in this process the NMOS transistors are fabricated in the
substrate while the PMOS transistors are fabricated in an n-type well may
account for the difference in quality.
To more clearly show how the transconductance-to-current ratio
decreases when the drain current is increased beyond threshold, the ratio was
calculated from measured data for three transistors, and is shown in Figure 12.
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Figure 12: Transconductance-to- Figure 13: Threshold current vs width-
current ratio vs drain current to-length ratio
The proportionality between threshold current and the width/length ratio is shown
in Figure 13 for several transistors. The plotted 20F thresholds were calculated
from the measured I,-VDs data using the method presented by Deen and Yan
[503-511]. The p-channel transistor thresholds follow two different lines -- in this
process, the minimum length transistors (L = 2 um) evidently have a different
constant of proportionality than the other devices, but each group is fairly linear.
7.2 Noise Measurement System
The performance of the noise measurement system was partially
assessed by baseline noise characteristics. The equivalent input current noise
component was a function of the load resistor, so this must be kept in mind when
interpreting the baseline noise of the system. In order to keep the bandwidth of
the system large, a 1 ML2 load resistor was used for all of the measurements
made thus far. A sampling period of 3 us was used for all of the noise
measurements, and a block size of 2048 was used. This produced a 1024 point
power spectrum that extended up to 167 kHz. The fast sampling rate was
chosen to observe high frequency noise behavior and to minimize aliasing.
Averaging of 1000 periodograms was performed for each measurement.
Spectral intensities of the equivalent input voltage and current noise of the
system, Sv (f) and S,,(f), are plotted in Figure 14.
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Figure 14: Baseline noise components of measurement system
The narrow spikes in the spectra are from "environmental" noise sources, such
as the computer and monitor, switching power supplies, etc. While careful
shielding attenuated these signals greatly, they were still present as seen in
these plots. Baseline noise subtraction also tends to remove them from the
transistor noise measurements, but the cancellation is far from perfect (this is the
reason for the downward-pointing spikes in S, (f), since its calculation includes
a correction for S (f)). The increasing noise for frequencies above 100kHz
seen in these plots can be explained by aliasing. While the actual detected
amplitude of signals was very small at these high frequencies, they were non-
zero, and extended beyond 167 kHz. Since the spectrum has been corrected for
all of the dynamics of the measurement system, the inevitable aliasing that must
occur in a physically realizable system is seen. The slope of the rise
corresponds to the fall-off of the frequency response of the system after 167
kHz, which could be made steeper by the use of an additional anti-aliasing filter.
The increased "width" of the data at high frequencies reflects the greater
uncertainty in this data, since it was calculated from smaller amplitude signals.
The equivalent input voltage noise was about 45 nV/V-H-, which was
principally due to the AD549 input buffer op-amp. Equivalent input current noise
was about 130 fA/v4iz, the current noise of the 1 MQ load resistor. As a final
check of the noise measurement electronics and the data processing algorithms,
resistors were connected to the input. Since the thermal noise of resistors was
well known, they provided a good test signal source. The spectral intensity of
the current noise of a 1 MQ metal-film resistor is shown in Figure 15. Dotted
lines (barely distinguishable) showing the standard error of the mean are plotted
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along with the periodogram average, and the theoretical noise of the resistor is
the horizontal line at 1.66x1026 A2/Hz.
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Figure 15: Measured spectral intensity of a 1 MC resistor
The measured noise shows excellent agreement with theory, except past 120
kHz where the aliasing described earlier introduced error in the noise
measurement.
7.3 Transistor Noise Measurements
Noise measurements were made for transistors with the geometries listed
in Table 2. For each transistor, noise measurements were taken with drain bias
currents of 1/8, 1/4, 1/2, 1, 2, and 4 pA, and a few transistors were measured at
8 pA. The drain-source bias was 5 V.
Table 2: Transistors used for noise measurements
W [4m] L [pm] W/L W.L [1m ]
16 8 2 128
32 8 4 256
16 16 1 256
32 16 2 512
4 32 0.125 128
8 32 0.25 256
8 16 0.5 128
Current spectral intensities typical of
plotted in Figure 16.
the test transistor measurements are
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Figure 16: Typical drain current spectral intensity measurements for n- and p-
channel transistors at 1/8 pA and 4 pA bias
As evident in the two plots, the 1/f noise of the n-channel transistors is
significantly greater than for p-channel transistors, especially at higher current
levels. This is consistent with other reports of MOSFET 1/If noise. Curve-fitting
was used to determine the thermal (white) noise and 1/f noise components
from the measurements. At high frequencies where the spectra flattened out the
noise was assumed to be dominated by thermal noise. The average value of the
noise over the "flat" spectral range was used as the measure of thermal noise.
1/f noise was found by fitting a straight line to the low-frequency end of the
spectrum, plotted on a log-log scale, where the slope was approximately -1. The
slope of this line is the actual exponent of the 1/f dependence, and the constant
term is the 1/f multiplier which is the important measure of this noise
component. Application of these curve-fit techniques to the noise spectra
obtained for several transistors at the drain currents specified above produced
the data presented in Figures 17 through 21.
7.4 Transistor Noise Measurements -- White Noise
The graph of Figure 17 shows the thermal noise component of the drain
current spectral intensity measured for the test transistors at the selected drain
currents.
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Figure 17: Thermal noise component of drain current spectral intensity
measured for multiple transistor geometries and bias currents
Figure 18 presents the same noise data versus transconductance.
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Figure 18: Linear dependence of thermal noise drain current spectral intensity
on transconductance, with lines predicted by weak and strong inversion theory
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This plot shows the linear relationship between SID,therm(f) and
transconductance. Recalling the theoretical expressions for white noise in weak
inversion when the current is saturated:
S, (f) = 4kT( gm
S(f)= 4kT( n
and in saturated strong inversion:
SI, (f) 4kT( 2 gm
it is evident from the plot that the actual slope of SID,,er•(f) versus g, was
slightly greater than predicted. This discrepancy is most likely due to the fact
that the derivation of thermal noise assumed a lightly doped substrate, and these
test transistors have a more heavily doped channel. The derived relationship
between transconductance and inversion charge underestimates the number of
carriers in the channel when the substrate is not lightly doped, and since the
unaccounted carriers contribute to the noise (by their velocity fluctuations) the
drain current noise is underestimated by the resulting theory.
The error in the relationship between drain current spectral intensity and
transconductance is the deviation from the predicted slope of 4kT(n/2) in weak
inversion and 4kT(2/3) in strong inversion. Figure 19 illustrates this error by
plotting the same noise measurements versus transconductance on a log-log
scale, and by plotting the factor S1,/(4kTgm) against drain current. On the log-log
plot on the top, the slope error is seen as a constant offset from the predicted
weak and strong inversion thermal noise. The weak inversion ideality factor
measured for the p-channel transistors (n=1.5) is used for the predicted
subthreshold noise. The graph on the bottom shows S,,/(4kTgm), which is the
actual multiple of 4kTgm that gives the measured noise. This factor should be
n/2 in weak inversion, and 2/3 in strong inversion. The true 4kTgm multiplier for
the devices had a slight dependence on the drain current and was higher for the
devices with the larger width/length ratios.
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Figure 19: Thermal noise dependence on transconductance
7.5 Transistor Noise Measurements -- 1/f Noise
1/f noise was most easily interpreted by normalizing the spectral intensity
for the factors that were predicted to influence it. To review, the equations that
were derived for 1/f noise are
S4 ID2 N, (Ef,)ffkTWL(Cx +C', +C;) 27 f
q 2 N(E ) fkT
SVGS (f= WLCO,2y tf
1 11
for weak inversion operation, and
q2SP( N (E )T kT
(f L2C(1+6)yf
Co'x ,
Cx + Cs + Cd
q 2 N(E kT
VGS 2WLCox2y tf In(
C',
ox ssI+(C+ Cd-ox ss
for saturated strong inversion operation.
Since the spectral intensity of the flicker noise component in strong
inversion was expected to be proportional to the drain current and inversely
proportional to the channel length squared, dividing by current and multiplying by
length squared should give a constant for all of the measurements. A logarithmic
curve fit was used to find the constant Ilf multiplier from the measured data, so
the measured spectral intensities were already normalized for frequency (as
SI, f). The graph on the left in Figure 20 shows the linear dependence of 1/f
noise on drain current by plotting the measured flicker noise which has only been
normalized for the length squared and frequency. The graph on the right shows
the measured noise data that has been normalized for drain current, length
squared, and frequency. This plot shows that the predicted dependencies of
SID,flicker (f) in strong inversion were fairly accurate, since the normalized values of
the measured noise did indeed cluster around a constant value at high currents,
where the transistors were strongly inverted.
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Figure 20: Normalized 1/f drain current spectral intensity measurements
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Similarly, the gate-referred voltage spectral intensity of the 1/f noise (obtained
by dividing Sj,Ifnic (f) by gmn2) could be normalized for gate area, which was the
main dependence predicted by the theory. This is plotted in Figure 21.
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Figure 21: Normalized 1/f gate voltage spectral intensity measurements
At high current there is good agreement, but at drain currents below 1pA the
data appears to be inversely proportional to current. Many factors may account
for this. If the basic trapping mechanism upon which the noise derivation is
based is not in error, then perhaps the assumption that the effective trap density
is constant is flawed. Higher effective trap density at lower surface potentials
would then explain the increase in gate-referred noise at low current levels. In
addition, the 1/f noise becomes harder to determine accurately for low bias
currents (because the white noise begins to dominate), and this could lead to
experimental errors. More accurate assessment of the 1/f noise could be made
by increasing the load resistor for higher sensitivity and sampling at a lower rate
to focus on the low frequency end of the spectrum.
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Chapter 8
Conclusions
8.1 Summary of MOSFET Theory
Low noise, low power circuit design requirements motivated this study of
MOSFET performance, so the results were combined to form a design strategy.
To briefly summarize the theory, the MOSFET has two distinct regions of
operation: weak and strong inversion. In weak inversion there are very few
inversion charges in the channel, so the surface potential is essentially constant
in the channel and independent of the drain-source bias. Current in this region is
dominated by diffusion of carriers, and the transconductance-to-current ratio is
maximum and constant. Strong inversion operation is characterized by a large
concentration of mobile carriers in the channel that form a resistive connection
between the source and drain. Drift is the dominant mechanism of conduction,
and the transconductance-to-current ratio decreases in proportion to the square
root of drain current. The drain current threshold between weak and strong
inversion operation is proportional to the width/length ratio of the gate.
The noise of a MOSFET is dominated by two sources: a white noise
component due to the random thermal motion of carriers comprising the
inversion layer, and a 1/f component that may be due to trapping of carriers at
the semiconductor-oxide interface. The equations describing these noise
components in weak and strong inversion operation are repeated here for
convenience:
* Thermal noise in weak inversion:
S,(f)=2q 1+e-VDsI-e D
SD(f)=4kT( _ e-1-VDs, .g,
* Thermal noise in strong inversion:
SID(f)= 4kT1 2(1
3 ((S2
1+ e-VD/ '4 (no,)2Sy (f)= 2q -e - vD/  ID
S, (f)= 4kT(r +ev,,) 1
+ (f) 2 m 1-e-V+
1+a+a2(X2 I
1-a2 gm
* 1/f noise in weak inversion:
q4 4I2NT (Ef )
kTWL(C'x + C + C;) 2y,f
S1Ilf noise in strong inversion:
q2N,(E,) kT
GSv (f) wWLC 2- tf
q2 IDNT (Ef ). kT
SD (f) = L 2 C(1 +)yf
SI , (f)
linear region:
saturation:
SID
SVGS
qT- A; ))+aS
+ln xc_ c)+ VDS
+In A(+c,+c')kT(X c21+8) +caVDS
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qZE)k2WLC'x2U tf
q2 1DNT (Ef ) kT
- 4-(1+•8)y J
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2WLC 2,y tf
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A c(1) +Vs
(vX\d ; C)+ V
( C,1
C' + C. +
cO' S
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)' (v4v)J -(VGs -VT) 1
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8.2 Low Noise, Low Power Circuit Design -- Example and
Guidelines
To demonstrate how these noise models could be applied to circuit
design, the equivalent input-referred noise of the simple differential amplifier of
Figure 22 was considered.
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Figure 22: Differential amplifier circuit with transistor noise sources, modeled by
noiseless amplifier with equivalent input noise source
Either the drain current noise source or the gate voltage noise source may be
used to model each transistor, but it is often more convenient to use the latter.
By referring each transistor's noise sources back to the input of the amplifier, the
spectral intensities of all of the components can be added to get the equivalent
input noise of the amplifier. This is the quantity that sets the minimum detectable
signal limit of the amplifier. Since a MOSFET gate serves as the input to the
amplifier, the equivalent input current noise is negligible, and the noise of the
amplifier may be modeled by a single input-referred voltage noise source. If
transistors Q1 and Q2 are matched and have transconductance gl,12 , and
transistors Q3 and Q4 are matched with transconductance g3,,4 , the equivalent
voltage noise spectral intensity at the input to the amplifier will be:
S, = 5,s + SV,2 + 9M3,4 (S + SV4
where for each transistor i,
Sv i  SVGsi ,thermal + SvGsi ,flicker
In general, the only parameters that can be specified by the designer are
the width, length, and bias current of the transistors. In terms of these
parameters, the gate-referred noise sources of the transistors may be
approximated by:
K,
VGs,thermal 
K
KU
vS ,flicker WLf
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Substituting these approximations into the equation for SV, reveals the trends in
the total noise of the amplifier:
2
K g Kt
S = 2 1,2 + m, 2  ' g23
9Mgal2 ( 9M1,2 ) 93,4
thermal
/2
2 K, g2 K,
W1,.2L2f 2 mg,12) W3,4 L, 4f
flicker
2K + 9. K + 2 K 2 + 3.4 K,9 . , 9 1,2 . f2 W1,2 , 2 2 m ,2 W3,4L3,4
thermal flicker
where the transistors in each matched pair are assumed to have the same noise
characteristics, and the 1/f and thermal components have been grouped. With
the transistors in the amplifier circuit operated in saturation, the K, coefficients
should be almost constant through weak and strong inversion. Thus the thermal
noise of the amplifier may be minimized by making g,,,12 large, and g,,,, small.
And since g, is maximum in weak inversion for a particular amount of drain bias
current, transistors Q1 and Q2 should be operated in weak inversion. By the
same reasoning, transistors Q3 and Q4 should be operated in strong inversion in
order to minimize their transconductance at this current level. These objectives
may be accomplished by making the width/length ratio of Q1 and Q2 large
enough that they are in weak inversion at the selected bias current, and by
making the width/length ratio of Q3 and Q4 much smaller. Flicker noise of the
amplifier will be minimized simply by making the transistors large. The ratio of
the transconductances that was used to minimize thermal noise will reduce the
total 1/f noise as well. It is also important to use p-channel transistors for Q1
and Q2 because of the lower level of 1/f noise typically exhibited by these
devices.
Combining these design considerations, a strategy can be formed to
minimize power (by minimizing drain current) given a maximum acceptable noise
level:
1. Use p-channel transistors for the critical input devices Q1 and Q2.
2. Set bias current large enough that the thermal noise of Q1 and Q2 is a
reasonably small fraction of the total noise budget. Because these
transistors will be operated in weak inversion, the thermal noise will be
described by the shot noise formula, so that:
K,1., = 2(nkT)2
S ,2 ,thermal -SL,2. qID
This can be used to set the bias current ID by re-arranging terms:
2(nkT)2Io = qSvos.z .lma
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3. Make the width/length ratio of Q, and Q2 just large enough that they will
operate in weak inversion at this bias current. This is achieved by measuring
the threshold current of a particular transistor from the same fabrication
process, and multiplying its width/length ratio by the ratio of the desired
threshold current to the measured value.
4. Make the width/length ratio of Q3 and Q4 much smaller than Q1 and Q2 SOthat their thermal and flicker noise contributions will be significantly
attenuated.
5. Based on noise measurements (of transistors from the same process), scale
the area of all four transistors so that their combined 1/f noise is within the
noise budget.
Following a similar approach, circuits of greater complexity may be designed for
minimum noise and power.
8.3 Future Work
Some suggestions for future work that would further increase the
applicability and general value of this study are:
1. Noise measurements at lower bias levels, focusing on the lower end of the
frequency spectrum where 1/f noise is dominant. A simple change in the
load resistor of the measurement circuit and in sampling rate would facilitate
this. Most of the noise measurements taken for this study happened to be at
the upper end of weak inversion and in strong inversion. While the upper
limit of weak inversion is a desirable operating range from a low noise, low
power design perspective (because the apparent benefits of subthreshold
operation are obtained without requiring excessively wide (i.e. large)
transistors), a more thorough characterization of weak inversion 1/f noise
would be valuable. This could lead to a better understanding, or at least a
better ability to predict, this form of noise. If the 1/f noise is found to be
significantly higher or lower deep into weak inversion, then this could lead to
a revised design strategy.
2. Evaluation of the transistor threshold and noise characteristics of multiple
processes, and of particular processes over time. The ability to predict the
threshold current (between weak and strong inversion) and noise behavior of
transistors is essential to the design of optimal integrated circuits.
3. Tests of the bipolar junction transistors (BJTs) available in BiCMOS
processes, for possible replacement of noisy NMOS transistors. The 1/f
noise of BJTs should be very low, and for components of a circuit that do not
require the high input impedance of a MOSFET gate, the noise performance
may be superior. As done for the MOSFET, the bipolar transistor's noise
sources must be included in a circuit model and interpreted within this context
in order to determine the relative merit of the BJT.
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